Adaptive-Hybrid Redundancy (AHR) shows promise as a method to allow flexibility when selecting between processing speed and energy efficiency while maintaining a level of error mitigation in space radiation environments. Whereas previous work demonstrated AHR's feasibility in an error free environment, this work analyzes AHR performance in the presence of errors. Errors are deliberately injected into AHR at specific times in the processing chain to demonstrate best and worst case performance impacts. This analysis demonstrates that AHR provides flexibility in processing speed and energy efficiency in the presence of errors.
Introduction
Adaptive-Hybrid Redundancy (AHR) was developed to enable flexibility in radiation hardening redundancy methods for space vehicles. AHR incorporates Triple Modular Redundancy (TMR) and Temporal Software Redundancy (TSR) such that AHR can switch between TMR and TSR modes as needed [1] . This previous work demonstrated that AHR functions as designed, switches from TMR to TSR, and uses less energy to complete programs than TMR while completing those programs in less time than TSR in an error free environment [1] . The objective of this paper is to further illustrate the advantages and flexibility of AHR when compared to TMR or TSR alone both in error free and error prone simulated environments. This paper does not seek to prescribe how much time AHR should spend in TMR or TSR operating modes, but rather to provide a new redundancy framework to space vehicle designers, mission planners, and operators so they can decide how much time AHR should spend in each mode based upon radiation environment, processing speed requirements, energy consumption requirements, and mission requirements.
The remainder of this section discusses previous redundancy mitigation research and the architecture of AHR. Section 2 discusses the methods used to evaluate the performance of AHR. Section 3 discusses the results of the AHR performance evaluation. Section 4 discusses the impact of the results and concludes the paper.
Background
Previous Single-Event Upset (SEU) mitigation research has focused on hardware, software, hybrid, or adaptive redundancy techniques. This section will briefly review some of the research leading up to AHR.
Hardware Redundancy
Dual-Modular Redundancy (DMR) describes an SEU mitigation method that operates two processors in parallel by providing those processors simultaneous identical inputs and operating those processors on a common clock. A hardware comparator module compares the outputs of the two processors to ensure that they are identical. If the comparator detects a difference, an error has occurred, and both processors' internal state is restored to a previous known state that was stored to radiation hardened/immune memory. In DMR, the processors are periodically interrupted to save their internal state to memory; this is called a Save/Restore Point [2] [3] [4] [5] [6] . To create the Save/Restore Point, the comparator issues commands to both processors to write each register to memory. Upon receiving register values from the two processors, they are compared to ensure they are equal before writing the result to memory. If an error is detected at this stage, the comparator enters error recovery mode and returns to the last Save/Restore Point. After all registers are written to memory, the Program Counter value is written to memory as well. During error recovery, the comparator resets both processors, then issues a series of load commands to both processors to load each register value in the Save/Restore Point into registers. The comparator finishes the error recovery process by issuing a branch command to return the processors to the Program Counter value stored in the Save/Restore Point. The comparator performs Save/Restore Point creation and error recovery by traversing a series of states in its internal finite state machine which is implemented in hardware.
The timing of Save/Restore Point creation is application specific and depends on factors such as radiation environment and operational needs. The Save/Restore Point time period is specified as a set number of instructions to complete between Save/Restore Points. Save/Restore Point creation takes time away from processors performing intended tasks and slows execution time so there is some pressure to maximize the amount of time between Save/Restore Point creation events. However, in the event an error occurs, the amount of time between Save/Restore Points dictates the amount of time that must be spent to recover from an error to the point at which the error initially occurred. This represents a pressure to reduce the amount of time between Save/Restore Point creation.
Triple-Modular Redundancy (TMR) describes an SEU mitigation method that operates three processors in a similar manner to DMR with some notable differences. First, the hardware comparator module is replaced with a hardware majority voter. Secondly, when the majority voter detects that two of three processors agree while one disagrees, the disagreeing processor is reset and the internal state of the two agreeing processors is copied to the disagreeing processor so that all three processors are in agreement. This greatly reduces the recovery time when compared to DMR. In the unlikely event that two or more processors encounter an error such that all three processors disagree, TMR restores all three processors to a previous Save/Restore Point in the same way as DMR: the voter contains a hardware implemented finite state machine to create the Save/Restore Point and recover from errors [7] [8] [9] [10] [11] [12] [13] . The voter is typically assumed to be immune to errors or is hardened in some way. This research assumes that the voter is immune to errors as well. While the voter is this research is not implemented in such a way to be error immune or radiation hardened, radiation hardening could be achieved through radiation shielding, hardware redundancy, or hardening by design.
N-Modular Redundancy (NMR) is a majority voting redundancy method that is similar to TMR, but uses N processors instead of three processors. It is considered more robust than TMR because a permanent single processor failure will result in N-1-Modular Redundancy. So long as N-1 is greater than or equal to three, the majority voting redundancy method still functions. However, there is an energy penalty to be paid because NMR uses at least N times as much energy to complete a program as a single processor with no redundancy [14] [15] [16] .
Software Redundancy
The first software redundancy method this paper discusses, Error Detection by Duplicated Instructions (EDDI), is very similar to DMR, but is implemented in software instead of hardware. This software redundancy method runs on a single processor. Dual redundancy is implemented by duplicating all instructions that do not store data to memory. Each duplicated instruction stores its results to a different, physically separated register from the original instruction to achieve spatial separation of the original and duplicate results. This greatly reduces the likelihood that a single, or multiple, radiation event(s) will cause the exact same error in both the original and duplicated results. The DMR comparison function is implemented in software by adding a comparison instruction immediately prior to any store instruction. If the original and duplicate register are identical, the original is stored to memory. If the original and duplicate are not identical, an error has occurred and program execution jumps to code that performs error recovery. This error recovery code restores the state of the processor to a previously saved state called a Save/Restore Point in a similar manner to DMR, but use software instead of a hardware finite state machine. Similarly to DMR, EDDI periodically interrupts normal program execution to create Save/Restore points by executing code designed to create the Save/Restore points [17] [18] [19] . EDDI was proposed by Oh et al. [17, 18] while Tokponnon et al. discuss a very similar software redundancy method [19] . Table 1 shows an example of what EDDI code looks like in the "redundant set" when compared to a non-redundant instruction set called the "original set". In this example, LUI is the MIPS load upper immediate instruction, ADD is the MIPS addition instruction, SW is the MIPS store word instruction, and BNE is the MIPS branch if not equal instruction. ERR is the value of the distance which the BNE should jump in code execution if R3 and R17 are not equal. OFFSET is the value that should be added to the memory location specified by R0 where R3 should be stored. Any value indicated by R# is a register number. Oh et al. [20] and Reis et al. [21, 22] improved EDDI by adding signature detection in order to determine when Program Counter errors have occurred as a result of a missed branch or illegal branch. Signature detection methods break a program into segments and computes segment signatures at compile time and inserts a segment signature computation and a segment comparison instruction into each segment. The signatures are unique and are dependent upon the preceding segment and the current segment. At runtime, the signature is recomputed and compared to the compile time signature. Any discrepancy between the two is interpreted as a Program Counter error as a result of a missed branch or illegal branch between segments [20-22].
Hybrid Redundancy
Hybrid redundancy can take many forms and can consist of any number of combinations of hardware, software and error correcting codes.
The first hybrid redundancy method this paper discusses is only applicable to Field Programmable Gate Arrays (FPGAs) which have a configuration memory that is vulnerable to Single Event Upsets (SEUs). Many FPGAs configuration memories are comprised of Static Random Access Memory (SRAM) cells which are highly susceptible to SEUs. These configuration memories specify constants, logic functions, and signal routing on the FPGA. Any of these can have a catastrophic effect on the intended function of the hardware designed into the FPGA. Those who wish to implement a processor on an FPGA typically combine a TMR-like method with a method of correcting configuration memory called internal scrubbing. The primary concern with FPGAs is the configuration memory rather than the registers used in the processor. Internal scrubbing detects and corrects errors in the configuration memory, but can only do so at the memory refresh rate. TMR is used as a stop-gap measure to ensure outputs are correct in spite of configuration errors until internal scrubbing can correct those errors. The TMR method only does majority voting and does not correct faulty processors [23] [24] [25] [26] [27] [28] .
Another method of hybrid redundancy duplicates instructions in software, similar to EDDI, but uses a hardware comparator similar to the DMR comparator [29] . A method that juxtaposes the software and hardware portions has also been implemented that uses hardware for redundancy and software for comparisons [30] .
A few methods of hybrid redundancy combine hardware or software redundancy with error correcting codes to protect processor registers and/or memory [31] [32] [33] .
Adaptive Redundancy
Only two adaptive redundancy approaches were found in the literature survey. The first is a very simple approach that uses a radiation sensor to detect the ambient radiation environment and determines when to implement TMR and when to operate using a single processor without any mitigation [34] . This is also the only example discovered in literature that applies adaptive redundancy to a processor.
The second uses three different software redundancy methods to protect memory. Each method differs in the degree of error protection, memory access speed, and energy consumption. When there are very few SEUs occurring, the method that provides the least error protection, operates the fastest, and uses the least amount of energy is utilized. As the SEU rate increases, the method that provides an intermediate level of error protection, intermediate memory access speed, and intermediate energy consumption is used. As the SEU rate becomes too great for the intermediate level of protection to handle, the method that provides the greatest level of error protection is used at the expense of the slowest memory access and greatest energy consumption [35] .
Adaptive-Hybrid Redundancy
AHR, as implemented in this work and the previous work [1] , consists of TMR and TSR. The TMR implementation is just as described in Section 1.1.1 and the TSR implementation is the EDDI method described in Section 1.1.2. For this research, the time between creation of Save/Restore Points was arbitrarily selected to be 10,000 instructions for TMR and AHR operating in TMR mode and 250 main program loops for TSR and AHR Operating in TSR mode (many real-world programs typically have a main loop which is repeated numerous times until program completion). These values were chosen to ensure that every program would create at least one Save/Restore Point during its execution. These are tunable parameters that a space vehicle designer, mission planner, or operator could change as needed based upon the program running on the processor, performance requirements, radiation environment, and mission needs.
A simple illustration of the TMR architecture is shown in Figure 1 . The previous work demonstrated that a program running in an error free environment in TMR takes 65% longer to run than a program running on a single processor with no redundancy because the voter adds delay to all processor inputs and outputs. The TMR architecture also uses three times the instantaneous power of a single processor because there are three processors instead of one. A program running TMR takes approximately 430% more energy to complete due to the number of processors and the added time taken to run the program [1] .
A simple illustration of the TSR architecture is shown in Figure 2 . The EDDI TSR method uses a special compiler to take a normal program and make it into a TSR program. The previous work demonstrated that EDDI TSR programs take 113% longer to complete than non-redundant programs and the TSR architecture uses the same amount of instantaneous power as a single processor because the TSR architecture only uses a single processor. However, TSR uses 113% more energy to complete a program than a non-redundant program because it takes 113% longer to run that program [1] .
Basic MIPS 0
Basic MIPS 1 Basic MIPS 2 The AHR architecture adds a module called the AHR Controller to the TMR architecture as shown in Figure 3 . The AHR Controller is assumed to be immune from errors for this research just as the TMR voter is assumed to be immune from errors. When AHR operates in TMR mode, the TMR Voter and three processors operate normally and the signals between the TMR Voter and memory and from the TMR Voter to the three processors are passed through combinational logic in the AHR Controller with minimal delay. Figure 4 shows how signals flow when AHR is operating in TMR mode by illustrating connected signals and modules that are operational in black and those that are not in red. When operating in TSR mode, the AHR Controller turns off the TMR Voter and two of the three processors. The remaining single processor communicates directly with memory by passing signals through combinational logic in the AHR Controller with minimal delay. Figure 5 shows how signals flow when AHR is operating in TSR mode by illustrating connected signals and modules that are operational in black and those that are not in red.
TMR Voter Memory
AHR begins in TMR mode and switches to TSR mode after a predetermined number of TMR instructions are completed without encountering an error. AHR remains in TSR mode so long as two consecutive errors do not occur. Two errors are considered consecutive if a second error occurs after TSR recovers from a first error and the second error occurs before TSR can create a new save/restore point. If consecutive errors occur, AHR transitions to TMR when the second error is detected. If TSR creates a new save/restore point before encountering a second error, the second error is not consecutive and AHR continues in TSR mode. This approach gives TSR mode an opportunity to recover from errors so long as the error rate is sufficiently low. The processor upon which AHR, TMR, and TSR were based on past work and are based in this work is the Basic MIPS processor which is a simplified MIPS32 TM processor that only supports 33 of the 168 MIPS32 TM instructions [36] . The details of the Basic MIPS, TMR MIPS, and AHR MIPS architectures are available in Air Force Institute of Technology technical reports [36] [37] [38] .
AHR was shown to bridge the gap between these two methods by switching between TMR and TSR so that it runs faster than TSR and uses less energy than TMR at the expense of running slower than TMR and using more energy than TMR [1] . In past work, AHR started in TMR mode and switched to TSR mode after TMR successfully completed 15,000 instructions without an error in an error free simulation. This work will examine how AHR performs when the TMR to TSR switch point is varied as well as how it performs when errors are injected into the simulation.
An appropriate error rate to be used for analysis was determined to be approximately one Single Event Upset (SEU) per hour by conducting radiation experiments on an Intel Cyclone V Field Programmable Gate Array (FPGA) at Sandia National Laboratories and performing post experimental analysis. This is the expected average rate for a space vehicle using the Cyclone V FPGA over the life of the mission. However, the SEU rate for real missions fluctuates as a result of orbital position with reference to earth's magnetic field lines (i.e., SEU rate increases over the South Atlantic Anomaly) and as a result of solar weather (i.e., changes in solar activity impact the SEU rate). This FPGA was chosen as a representative inexpensive commercial-off-the-shelf technology for past research and this research. Based on the experiment and the knowledge that nearly every program used in the previous work and the current work has a runtime of approximately 50ms or less, it is reasonable to expect no more than one error per program run.
Materials and Methods
The only materials required for this work were a computer with a network connection and MATLAB installed. Previous work implemented Basic, TMR, TSR, and AHR MIPS architectures in Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL). Previous work also made use of Mentor Graphics Questa Sim to simulate the VHDL architectures in order to determine important timing parameters for use in MATLAB analyses to compute program runtimes on the various architectures. These timing parameters include the time to complete individual instructions, program start, program close, save/restore point creation, error recovery, and TMR to TSR transition. The results of those simulations are used in the simulations and analyses in the current work. Previous work also made use of the Intel PowerPlay Early Power Estimator for Cyclone IV and Cyclone V tool to estimate the instantaneous power used by Basic, TMR, TSR, and AHR MIPS [1] . Section 2.1 will discuss the mechanism used to inject errors into Basic MIPS. Section 2.2 will discuss when and where errors will be injected and provide the analysis tools necessary to calculate program runtime when an error is injected.
Error Injection Mechanism
In previous works, fault injection was performed using software manipulation or direct electrical injection for Hardware-in-the-Loop (HITL) simulations [16, 17, 23, 24, 27, 28, 35] . This research modifies the Basic MIPS Datapath to directly inject errors into a specific general purpose register at a specific point during program execution. This is software error injection because Basic MIPS is simulated in software for this research. The General Purpose Registers (GPRs) were selected as the injection points because general purpose registers account for 992 bits that are susceptible to SEUs in the Basic MIPS architecture whereas the remaining susceptible registers account for only 68 bits. These remaining registers are the program counter, instruction register, Finite State Machine (FSM) register, and additional Datapath registers. If an SEU were to occur, it has a 94% chance of occurring in a GPR as opposed to a 6% chance of occurring elsewhere. Additionally, EDDI is unable to detect and correct all errors occurring in these other registers, so it was determined that it would be better to inject errors into GPRs so that TSR and AHR operating in TSR could detect and correct the injected errors for a more accurate performance comparison between TMR, TSR, and AHR. A detailed schematic showing how the Basic MIPS Datapath was modified to incorporate GPR error injection is provided in Appendix A.
If an error occurred in the program counter of TSR or AHR operating in TSR mode, the error would cause program execution to jump backwards and repeat instructions or forwards and skip instructions. If a backwards jump were performed, the impact would be increased runtime and energy used to complete the program. Additionally, an incorrect result may be written to memory. If a forward jump were performed, instructions would be skipped. In some instances, this might be detected if one of two redundant instructions were skipped. In other instances, the illegal branch might go undetected and several results that should have been written to memory might not be written to memory. Additionally, program runtime and energy to complete the program would be reduced.
If an error occurred in the instruction register of TSR or AHR operating in TMR mode, the error would simply be corrected by Basic MIPS internal mechanism if the error resulted in an invalid instruction. If the error caused the instruction to change to another valid instruction, it might be detected if the error affected the result of a duplicated instruction. This same error might result in changing a store word instruction to something else and a result would fail to be written to memory resulting in an undetected error. A store word instruction error might also cause a result to be written to a wrong location in memory and this error would also go undetected. An instruction register error might also create a branch instruction where none existed or change the address of a branch instruction.
A FSM register error could cause TSR or AHR operating in TSR mode to incorrectly jump to another state which would most likely cause the processor to remain trapped in the incorrect state. Processing would cease and the program would never complete. At present TSR and AHR have no protection against such an error.
The other Datapath registers are used in determining whether to execute a program jump or not when evaluating a branch instruction. An error in one of these registers would cause the incorrect branch path to be taken. This could result in a longer program execution time with greater energy usage or a shorter program execution time with reduced energy usage.
Error Injection Timing
Errors are injected into GPRs that are going to be stored to memory so that the TMR Voter and the TSR comparison instruction will detect them and initiate error recovery operations. This is done immediately prior to the TMR instruction to store a GPR to memory and immediately prior to a TSR comparison instruction before storing a GPR to memory. Injecting an error for every store word instruction for all 1000 programs used in the current work is not feasible. Instead, errors are selectively injected to probe the minimum and maximum time and energy performance of the TMR, TSR, and AHR architectures. In all three architectures, the best-case errors will minimize the amount of time and energy expended on error detection and recovery and the worst-case errors will maximize the amount of time and energy expended on error detection and recovery.
Errors intended to maximize the amount of time and energy needed to recover from an error are injected immediately before Save/Restore Point creation. A TMR processor or AHR processor in TMR mode has to perform error recovery, then repeat 10,000 instructions to return to the point at which the error initially occurred. A TSR processor or AHR processor in TSR mode has to perform error recovery, then repeat 250 main program loops to return to the point at which the error initially occurred. Errors intended to minimize the amount of time and energy needed to recover from an error are injected immediately after Save/Restore Point creation. For all processors, this minimizes the number of instructions that must be repeated after error recovery to return to the point at which the error initially occurred. For a more detailed discussion concerning when errors are injected and the calculations performed to determine the program runtime for each type of error, please refer to Appendix B.
The 1000 programs used in this work were randomly generated and exercise the full range of Basic MIPS instructions and GPRs. Individual programs may not exercise the full range of Basic MIPS instructions or utilize all GPRs; however, some programs utilize most, if not all of the Basic MIPS instructions and some programs utilize all the GPRs.
Energy Used When Errors Are Injected
The energy computations are much simpler than the timing computations. The energy to complete a TMR or TSR MIPS program is the time to complete the TMR or TSR MIPS programs multiplied by the TMR or TSR MIPS instantaneous power respectively. The time to complete AHR programs is the time spent in TMR mode multiplied by the TMR MIPS instantaneous power plus the time spent in TSR mode multiplied by the TSR MIPS instantaneous power. For a more detailed discussion concerning the calculations performed to determine the energy used to complete a program for each type of error, please refer to Appendix C.
Results
This section examines the results of software simulations and computational analysis when errors are injected as described in Sections 2.2 and 2.3. Figure 6 shows the average time and energy to complete 1000 programs for each error type in each architecture (including no error injection) This figure illustrates how AHR MIPS bridges the gap between TMR MIPS and TSR MIPS performance. The AHR MIPS TMR Type A and Type B-Best errors appear to fall on a line between the TSR MIPS Best-case error and TMR MIPS Type A and Type B-Best errors. A similar pattern appears for AHR MIPS TMR Type B-Worst and TSR Worst-case errors which appear to nearly fall on a line between the TMR Type B-Worst and TSR Worst-case errors. However, this figure does not tell the entire story as the best-case, worst-case, early, and later errors define maximum and minimum bounds for AHR MIPS performance in the presence of errors. 13 Note that the portion of the bounding box extending to the left of the average AHR MIPS no error runtime and energy usage does not necessarily indicate that an error could occur such that the runtime would decrease without a change in energy usage. It should be expected that a decrease in runtime would correspond to a greater number of instructions being performed in TMR mode and a resulting energy increase; however, there is insufficient analysis at this time to determine a more precise boundary region and the creation of such a region is left for future work. Now, because the bounding boxes indicate that the average time and energy used to complete a program in the presence of errors should fall within the boxes, they should not be treated as program specific bounding boxes. It would be trivial to create program specific bounding boxes, but these are not shown here for brevity. However, the next figures will begin to show the versatility of the AHR MIPS approach as the TMR to TSR transition point is varied. Figures 8-15 show what happens to the bounding boxes as the TMR to TSR transition point increases from 11,000, to 20,000, 30,000, 40,000, 50,000, 60,000, 70,000, and 80,000 instructions. These figures are shown to illustrate the flexibility of AHR MIPS as the TMR to TSR transition point is varied. A space vehicle designer, mission planner, or operator can change the TMR to TSR transition point depending on the program being run on the processor, radiation environment, processing speed requirements, power requirements, and other mission needs. For example, it might be desirable to operate in TMR in a low radiation environment for the purpose of maximizing processing speed when energy usage is not a concern. This is achieved by setting the TMR to TSR transition point to such a large value that the TMR to TSR transition never occurs. Alternatively, it might be desirable to operate in a low power mode regardless of the external radiation environment and its potential impact on registers other than GPRs. This is achieved by setting the TMR to TSR transition point to zero so that AHR switches from TMR back to TSR as quickly as possible after AHR suffers multiple errors in TSR mode.
As the transition point increases, The overall bounding box begins to grow, then shrinks down to match the TMR MIPS bounding box. Note that in some of these figures, the AHR MIPS TMR Type B-Worst Early and Late errors do not always coincide. Note also how the size and shapes of the smaller bounding boxes change. As the TMR to TSR transition point increases, the AHR MIPS TMR Type B-Best bounding box increases in size, then decreases in size until it becomes nonexistent. The AHR MIPS TMR Type B-Worst bounding box increases in size from nonexistence, then decreases in size until becoming nonexistent again. The AHR MIPS TMR Type A box also increases then decreases in size until becoming nearly nonexistent. The AHR MIPS TSR box decreases in size until becoming nearly nonexistent. 13 While these figures represent the average performance for 1000 programs, they have greater utility when created for a specific program to show how the expected program runtime and energy usage change as the TMR to TSR transition point is changed. A satellite designer, mission planner, or operator could use these to determine the best transition point based on the needs of the system. For example, the TMR to TSR transition point could be selected in order to meet certain performance criteria such as staying under maximum runtime or energy constraints. 13 Figure 16 shows the same things as Figure 6 , but allows the TMR to TSR transition point to vary from 11,000 to 80,000 instructions in increments of 1000. This figure also provides a slightly different view to the bounding boxes in the previous figures. It is most useful in visualizing how the average program runtime and energy usage for each error scenario changes as the TMR to TSR transition point changes. Curves for all AHR MIPS error scenarios, and the no error scenario, become evident. When there are only 11,000 instructions completed in TMR before the TMR to TSR transition point, AHR MIPS behaves much more closely to TSR MIPS. As the transition point moves towards 80,000 instructions, the AHR MIPS results begin moving up and to the left until they coincide with the TMR MIPS results. Note that the AHR MIPS TSR Best-and Worst-case scenarios collapse to the no error solution for TMR MIPS when very little, if any time is spent in TSR MIPS because the TMR to TSR transition point is no longer reached during the duration of most programs. Similarly, the AHR MIPS TMR Type B-Worst scenarios converge to the TMR Type B-Worst error scenario. 13 Another interesting comparison is to look at the average percent difference in runtime and energy usage for each error scenario and no error scenario when compared to Basic MIPS with no errors. The average percent difference for the no error scenarios were given in the previous work [1] . The average percent difference for the programs experiencing errors are given in Equations (1)- (26) .
PD Time CTMR B Best Early v Basic = · · · ∑ N programs n=1
PD Time CTSR Best v Basic = · · · ∑ N programs n=1
PD Energy TMR ErrB Best v Basic = · · · ∑ N programs n=1
PD Energy CTMR A Early v Basic = · · · ∑ N programs n=1
PD Energy CTMR A Late v Basic = · · · ∑ N programs n=1
PD Energy CTMR B Worst Early v Basic = · · · ∑ N programs n=1
The average percent difference equations were used to calculate the average percent difference for all programs experiencing errors and no errors when the TMR to TSR transition point from 11,000 to 80,000 in increments of 1000. The results for the runtime calculations are shown in Figure 17 and the results for energy usage calculations are shown in Figure 18 . These figures really highlight how AHR MIPS runtime and energy performance changes when compared to Basic MIPS as the TMR to TSR transition point changes. As in some of the previous figures, the TMR Type A and TMR Type B-Best error results are omitted because they are nearly identical to the TMR no error results. The same is true for the TSR Best error results because they are identical to the TSR no error results. Additionally, the AHR TMR Type A Early, AHR TMR Type B-Best Early, and AHR TSR Best error results have been omitted because they are nearly identical to the AHR no error results. The first thing to note from these figures is how the AHR MIPS no error, AHR TMR Type A, AHR TMR Type B-Best, AHR TSR Best, and AHR TSR Worst average percent differences approach the TMR average percent difference as the number of instructions before the TMR to TSR transition increases. This is consistent with prior results because AHR MIPS performance is nearly identical to TMR MIPS performance as the number of instructions that AHR MIPS processes in TSR mode approaches zero and nearly all instructions are processed in TMR mode. Additionally, the AHR MIPS TMR Type B-Worst average percent differences approach the TMR Type B-Worst average percent difference, which is also expected for the same reasons just given.
There are a few other things to note from the percent difference figures. The first is that programs experiencing an AHR TMR Type A Late error complete faster than programs experiencing an AHR TMR Type B-Best Late error. Both of these complete faster than AHR MIPS programs experiencing no error, AHR TMR Type A Early, AHR TMR Type B-Best Early, and AHR TSR Best-case errors. The no error, AHR TMR Type A Early, AHR TMR Type B-Best Early, and AHR TSR Best-case error scenarios all take less time to complete than programs experiencing AHR TMR Type B-Worst Early, AHR TMR Type B Worst Late, and AHR TSR Worst-case errors. Programs experiencing AHR TMR Type B-Worst Late errors always complete faster than those experiencing AHR TMR Type B-Worst Early errors. AHR MIPS programs experiencing TSR Worst-case errors have the worst runtime when the TMR to TSR transition point is under about 30,000, but runs faster than programs experiencing TMR Type B-Worst Early errors when the transition point is greater than 31,000 instructions and faster than programs experiencing TMR Type B-Worst Late errors when the transition point is greater than about 37,000 instructions. AHR MIPS programs experiencing no error, TMR Type A Early, TMR Type B-Best Early, and TSR Best-case all take about the same amount of energy to complete and use less energy than an AHR MIPS program experiencing any other type of error. AHR MIPS programs experiencing TMR Type B-Worst Late errors use the most energy followed by programs experiencing TMR Type B-Worst Early errors, then TMR Type A Late errors, then TSR Worst-case errors.
One final thing to note are the jump discontinuities in the AHR MIPS TMR Type B-Best Late and AHR MIPS TMR Type B-Worst Late timing and energy percent differences. These are a direct result of the TMR to TSR transition point moving passed one of the TMR save/restore point creation times which occur every 10,000 instructions. Note that these discontinuities occur as the TMR to TSR transition point passes 20,000, 30,000, and 40,000 instructions. This is because these late errors go from having a minimal impact when the TMR to TSR transition point occurs immediately before a save/restore point creation to a maximum impact when the TMR to TSR transition point occurs immediately after a save/restore point creation. Figures 19 and 20 are essentially derivative plots of Figures 17 and 18 except that they use the average time and energy results rather than the percent differences. Each point on these graphs represent the difference in average time and average energy to complete 1000 different programs with the given error type (or no error at all) from one AHR transition point value to the previous AHR transition point value where these transition points started at 11,000 instructions, ended at 80,000 instructions, and had step sizes of 1000 instructions. Plots like these may help a mission planner determine the most optimal point, in terms of processing speed and energy usage, at which to transition AHR from TMR mode to TSR mode. Figure 20 . Energy difference between successive steps of TMR to TSR transition point when varying from 11,000 to 80,000 in steps of 1000.
Discussion
AHR uses less energy than TMR and takes less time than TSR to complete programs when errors are injected. Additionally, changing the TMR to TSR transition point allows space vehicle designers, mission planners, and operators the flexibility to select operating points that meet mission processing speed and energy usage requirements not only under optimal error free conditions, but also in the worst-case error scenarios. This was demonstrated through simulation results shown in Section 3 where the time to complete programs varied between the TMR time to complete a program and the TSR time to complete a program as the TMR to TSR transition point was varied. This was also shown as the energy used to complete programs varied between the TMR energy used to complete a program and the TSR energy used to complete a program. The figures illustrated how a space vehicle designer, mission planner, or operator could choose a TMR to TSR transition point that meets the specific needs of their mission. As previously noted, if a mission needed to maximize processing speed at the expense of increased energy usage regardless of the external radiation environment, the TMR to TSR transition point could be set to such an arbitrarily large value that AHR always remains in TMR mode. In contrast, if a mission needs to minimize energy usage at the expense of slower processing speeds regardless of the radiation environment, the TMR to TSR transition point could be set to zero to ensure that AHR remains in TSR mode. For mission needs in between these two extremes, the TMR to TSR transition point could be set to a value that meets certain timing and energy performance criteria while accounting for the radiation environment and its impact on processing speed and energy usage. Additionally, the transition point can be program specific for a processor entrusted with running many different programs so that the transition point is optimized for each program. Furthermore, the transition point can be varied at any time over the course of the mission. It could even be changed during a single orbit to ensure an optimal value at all times when radiation levels and mission needs are taken into account.
Future work will implement TMR, TSR, and AHR on a Cyclone V FPGA to determine how they perform under error free and error injection conditions in terms of time and energy performance. This will be done in an effort to verify that this method works in application and not just in the realm of simulation and analysis.
Another area for future work is expanding AHR to include more redundancy methods such as dual modular redundancy, N-modular redundancy, and advanced TSR methods that can detect and correct program counter errors, which EDDI is unable to detect. 
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Appendix A. Basic MIPS Datapath Error Injection Schematics
Errors are injected into Basic MIPS GPRs by adding hardware to the Basic MIPS Datapath. The Basic MIPS Datapath is shown in Figure A1 . The modified Basic MIPS Datapath that enables error injection is shown in Figure A2 and changes are denoted in red. The Error_Inject module overrides the inputs to the GPR_Bank at a predetermined program counter value and loop count value when Basic MIPS is in state zero. The Error_Inject module injects an error at this predetermined time by inverting the value of a single predetermined bit of a predetermined register in the GPR_Bank. 
Appendix B. Error Injection Timing and Calculations
TMR errors are divided into single and multiple processor errors. A single processor error, called a TMR Type A error, recovers to the same instruction at which the initial error occurred as shown in Figure A3 . A multiple processor error, called a TMR Type B error, occurs when all three processors disagree and all three processors are reset and restored to a previously saved state called a save/restore point. This is shown in Figure A4 . In this figure, the acronym SRP denotes points in the TMR program execution at which a save/restore point is created. The TMR Type A error is one example of a best-case TMR error. A TMR Type B error that occurs immediately after creation of a save/restore point is another example of a best-case TMR error because it minimizes the number of instructions that must be recomputed to fully recover from the error. This is called a TMR Type B-Best error. The worst-case TMR error occurs when a Type B error occurs during save/restore point creation and maximizes the number of instructions to be recomputed to fully recover from the error. This is called a TMR Type B-Worst error. The Type B-Best and Type B-Worst errors are shown in Figure A5 . The runtime for a TMR MIPS Type A error is given in Equation (A1) where T TMR MIPS is the time for TMR MIPS to complete a program in the absence of an error from the previous work [1] , T TMR ttdA is error detection time, T TMR recA is the Type A recovery time, T TMR retA is the time to return to the instruction at which the error occurred, and T TMR repA is the time required to repeat the instruction at which the error occurred. The last four of these values are determined from simulation.
The runtime for TMR MIPS Type B Best-case error is given in Equation (A2) where T TMR ttdB is the error detection time, T TMR recB is the Type B recovery time, T TMR retB Best is the time to re-accomplish the instructions between the last completed save/restore point and the instruction at which the error occurred. The time to detect the error and recover from the error are determined from simulation, but the time to return from the error to the point at which the error occurred is determined by analysis.
T TMR ErrB Best = T TMR MIPS + T TMR ttdB + T TMR recB + T TMR retB Best
While there are many locations in a program where a TMR Type B-Best error may occur, the absolute Best-case error is the one that minimizes the number of instructions between the return from save/restore point creation and the store word instruction following it. In order to determine which pairing of save/restore point creation and store word instructions has the shortest distance between them, the loop count and instruction index of every save/restore point creation and store word instruction must be determined. The store word instruction indices are simply located by examining the program. Equation (A3) shows how to calculate where save/restore point creation occurs where SI TMR is a vector containing the instruction index in the TMR program where save/restore points are created, SL TMR is a vector containing the program loop count values where the save/restore points are created, and ST TMR is a vector containing the amount of time from the beginning of the program to the points at which save/restore points are created. ST TMR is not used now in calculating the TMR Type B-Best program completion time, but will be used shortly. The next step is to compute all possible differences (SD 1 ) between save/restore point indices and store word indices as shown in Equation (A4) where SI T TMR is the transpose of SI TMR . This formula states SD 1 is a matrix of row vectors such that the nth row subtracts each value of SI TMR from the nth SW TMR value. Note that SW TMR is a vector containing the indices of every store word instruction in a program. f or n = 1 to length(SW TMR ) SD 1 (n, :) = SW TMR (n) − SI T TMR end (A4)
Next, because some of the values in SD 1 may be negative because a save/restore point may occur at the end of one loop and the next store word may occur at the beginning of the next loop, SD 1 is modified so that all values are positive as shown in Equation (A5). In this equation, the "<" and ">" operators are logical operators that populate a matrix with ones or zeros depending on whether the individual matrix entries are less than or greater than the argument to the right of the operator. The term SD 1 . · (SD 1 > 0) creates a matrix with all the positive values of SD 1 and where all the negative values of SD 1 are set to zero (the ".·" operator denotes element-wise multiplication). The term SD 1 . · (SD 1 < 0) creates a matrix with all the negative values of SD 1 and where all the positive values of SD 1 are set to zero. The term N TMR · (SD 1 < 0) creates a matrix where all the negative values of SD 1 are replaced by N TMR and all the positive values of SD 1 are set to zero. The term SD 1 . · (SD 1 < 0) + N TMR · (SD 1 < 0) creates a matrix where all the negative values of SD 1 are replaced by the positive number of instructions from the save/restore point at the end of a loop to the store word instruction at the beginning of the next loop and accounts for the fact that code execution jumped from the end of the loop back to the start of the loop. Finally, SD 2 contains all the positive instruction distances between save/restore points and the store words following them.
The next step is to determine the minimum distance between a save/restore point creation and a store word instruction. Equation (A6) is used to calculate the minimum distance where min is a function that returns the minimum value of each column vector of a matrix in the row vector a 1 and returns the index of each minimum value in each column vector in the row vector b 1 . For a vector, min returns the minimum value in c 1 and the index of the minimum value in d 1 . The value d 1 is as an index into the columns of SD 2 and tells which column contains the minimum distance between a save/restore point and a store word. The value b 1 (d 1 ) is an index into the rows of SD 2 and tells which row contains the minimum distance between a save/restore point and a store word. Because the columns of SD 2 correspond to the save/restore point indices SI TMR and the rows correspond to the store word indices SW TMR , SI TMR (d 1 ) is the address of the instruction at which the save/restore point is created closest to the store word instruction at the address specified to SW TMR (b 1 (d 1 ) ). In other words, this is the absolute shortest distance between the creation of a save/restore point and when an error could occur at a store word and constitutes the best-case multiple processor error for TMR MIPS.
The formula for determining T TMR retB Best is now presented in Equation (A7). The reason for the if-else statement is because the program is in a loop and SW TMR (b 1 (d 1 )) could be less than SI TMR (d 1 ).
n=SI TMR (d 1 ) t I TMR n else T TMR retB Best = ∑ n TMR_init +N TMR n=SI TMR (d 1 )
The definition of the min function in Equation (A6) presents an interesting situation when SW TMR or SI TMR is a scalar rather than a vector. In this situation, SD 2 will be a vector instead of a matrix and performing the operations in Equation (A6) will not provide usable results for proper indexing into SW and SI in Equation (A7). If SW TMR is a scalar, b 1 is used as the indexing variable into SI TMR and no index variable is used for SW TMR because it is a scalar. These adjustments are made to Equation (A7) as shown in Equation (A8). If SI TMR is a scalar, b 1 is used as the indexing variable into SW TMR and no index variable is used for SI TMR because it is a scalar. These adjustments are made to Equation (A7) as shown in Equation (A9).
n=n TMR_init +1 t I TMR n end (A9)
The Type B-Worst error occurs at the end of creating a save/restore point so that the error is detected before successful save/restore point creation. The multiple bit error is injected when attempting to write the loop counter when creating the save/restore point such that a multiple processor error is detected and triggers recovery operations. In this scenario, 10,000 instructions and save/restore point creation must be repeated to return to the point in the program at which the error occurred. The Type B Worst-case error is shown in Figure A5 .
The runtime for TMR MIPS Type B Worst-case error is given in Equation (A10) where T TMR SRP Err is the time it takes TMR MIPS to encounter an error during creation of a save/restore point when the error occurs in the loop counter of multiple processors when attempting to save the loop counter to memory, T TMR recB is the time to recover from a multiple processor error, T TMR retB Worst is the time to return to the instruction at which the error occurred. The time T TMR SRP Err is determined from the simulation, but T TMR retB Worst is determined by analysis.
T TMR ErrB Worst = T TMR MIPS + T TMR SRP Err + · · · T TMR recB + T TMR retB Worst (A10)
To compute the worst-case scenario time to return to the instruction at which the error occurred, the worst-case time between save points must first be determined according to Equation (A11) where ST TMR was previously defined in Equation (A3), SL TMR (m) is the number of full loops completed by the time the mth save/restore point creation is reached, T add is the time from the start of the loop in which the save/restore point is created to the instruction in that loop at which the save/restore point is created, ST TMR (m) is the time from the beginning of the program to the time at which the mth save/restore point creation begins, SDT TMR is the save time difference between consecutive save points, and W SI TMR is the index of the worst-case SDT TMR . The value of SDT TMR is obtained by subtracting the 1st value of ST TMR from the second value, the second value from the third, and so on until the (n SRP − 1) th value is subtracted from the n th SRP . The maximum value of SDT TMR is T TMR retB Worst .
TSR best-case and worst-case errors are similar to TMR Type B-Best and TMR Type B-Worst errors in that they occur immediately after save/restore point error and during save/restore point creation respectively. These errors are shown in Figure A6 . The best-case scenario minimizes the number of instructions which must be executed after error recovery to return to the point in the program at which the error occurred. Therefore, the best-case error occurs immediately after creation of a save/restore point. The error is injected immediately prior to the branch comparison instruction before the first store word instruction after creating a save/restore point. The error is injected into one of the registers to be compared.
The TSR MIPS Best-case error is computed using Equation (A12) where T TSR MIPS is the time to complete a program in the absence of an error from the previous work [1] , T TSR Rec is the time to perform error recovery operations and is determined from simulation results, and T TSR Ret is the time needed to return from the most recent save/restore point to the instruction at which the error occurred.
The time to return to the instruction at which the error occurred is determined using Equation (A13) where n TSR init is the number of instructions needed to initialize a TSR program (4 instructions) and SW TSR is a vector containing the instruction indices of all store word instructions in a TSR MIPS program.
The TSR MIPS Worst-case scenario maximizes the number of instructions which must be executed after error recovery to return to the point in the program at which the error occurred. Therefore, the worst-case error occurs at the end of creating a save/restore point. This error would specifically target the loop counter, which is the last register to be written to the save/restore point during save/restore point creation. This error would force TSR MIPS to restore itself from the previous save/restore point and then proceed past the end of the next save/restore point creation, which means completing 250 program loops all over again. Additionally, the worst-case error will occur when creating the save/restore point in the second segment of save/restore point memory rather than the first segment because the second segment takes longer to create.
The TSR MIPS Worst-case error is computed using Equation (A14) where T TSR loop is the time to complete a single TSR program loop defined in previous work [1] and T TSR SRP1 Err is the time from the start of save/restore point creation to the time at which an error is detected in the difference between the loop counter and duplicate loop counter. The value of T TSR SRP1 Err is determined from the simulation. The term ∑ N TSR n=N TSR −3 t I TSR n is the time to complete the loop after performing error recovery and the term 250 · T TSR loop is the time to re-complete the 250 loops between save/restore points.
AHR may experience a TMR or TSR error depending on whether AHR is operating in TMR or TSR mode. TMR errors are further subdivided into early and late errors depending on whether they occur near the beginning of the program or near the TMR to TSR transition point respectively. Early errors have less impact on total program runtime and energy usage than late errors because early errors do not significantly affect the location of the TMR to TSR transition point. This is because the TMR to TSR transition point depends upon completing a predetermined number of instructions without error before transitioning AHR from TMR to TSR mode. Late errors have more impact on total program runtime and energy usage because they cause the TMR to TSR transition point to move towards the end of the program so that more of the program is executed in TMR mode. The result is that program runs faster, but uses more energy than if an early error or no error occurred. Errors encountered when AHR MIPS is operating in TSR mode are virtually identical to the errors encountered by TSR MIPS, but depend upon the point at which the TMR to TSR transition occurs within a program.
When AHR MIPS encounters a TMR Type A error, it handles the error the same way that TMR MIPS would. If the error occurs early in the program, such as at the first store word instruction in the program, the TMR to TSR transition point is only moved by a few instructions as shown in Figure A7 . This is referred to as a Type A Early error and it has a minimal impact on the program runtime. Equation (A15) shows how to calculate the AHR MIPS Type A Early error timing where P loops TMR A Early is the new transition point loop count determined according to Equation (A16) and n CSRP A Early is the number of save/restore points to create prior to the transition determined by Equation (A17). The TMR to TSR transition point determines how many save/restore points are created in TMR and TSR mode. The TMR mode save/restore points are determined by n CSRP A Early , n CSRP A Late = P loops TMR A Late · N TMR + n TMR_init n save (A20) AHR MIPS may also encounter TMR MIPS Type B-Best errors early or late and these are referred to as TMR Type B-Best Early and TMR Type B-Best Late errors. As with the TMR Type A Early error, the TMR Type B-Best Early error has a minimal impact on runtime. As with the TMR Type A Late error, the TMR Type B-Best Late error is expected to significantly decrease runtime and increase energy usage. The TMR Type B-Best Early error is shown in Figure A9 while the TMR Type B-Best Late error is shown in Figure A10 . In order to determine the AHR MIPS runtime for programs with Type B-Best Early and Late errors, some of the variables used in computing TMR MIPS runtime for programs with Type B-Best errors need to be modified. The variable SI TMR needs to be modified so it only contains instruction indices of save/restore points that occur before the original TMR to TSR transition was expected to take place. The values of SL TMR and ST TMR must also be updated. These updates are illustrated in Equation (A21) where the SL TMR (SL TMR < P loops ) returns the vector of SL TMR where the values of SL TMR are less than the TMR to TSR transition point and all other values of the original SL TMR vector are excluded. SL CTMR = SL TMR (SL TMR < P loops ) SI CTMR = SI TMR (1 to length(SL TMR )) ST CTMR = ST TMR (1 to length(SL TMR )) (A21) Next, all possible differences between save/restore point indices and store word indices are calculated according to Equation (A22). Note that this is different when compared with Equation (A4) because this formula must account for the fact that an error cannot be allowed to occur after the TMR to TSR transition or it would be a TSR error rather than a TMR Type B Error. f or n = 1 to length(SW TMR ) SD 3 (n, :) = SW TMR (n) − SI T TMR i f SL CTMR (length(SL CTMR )) = P loops i f SD 3 (n, length(SL CTMR )) < 0 SD 3 (n, length(SL CTMR )) = 10 6 end end end 
The next step is to determine which store word indices minimize the difference between each store word and save index. This is computed in Equation (A24). Note that this differs from Equation (A6) because there is no second step to determine the absolute minimum distance. This is because it is desirable to determine the early and late scenarios for a Type B-Best error. The absolute minimum of SD 4 might not minimize or maximize the number of instructions computed in TMR mode. Instead, each possible combination of minimum distance from a save index to a store word index is evaluated for total program completion time. The total program completion time for each scenario is then evaluated against the completion times to determine which is slowest (Early) and which is fastest (Late).
[a 2 , b 2 ] = min(SD 4 )
Equations (A25)-(A27) show how to compute the time to complete each program for each possible combination of minimum distance from a save index to a store word index. (Equation (A27) is a continuation of Equation (A26) because the entire equation could not fit on one page.) Equation (A26) (and Equation (A27)) also shows that the Type B-Best Early solution is the maximum of these times and the Type B-Best Late solution is the minimum of these times. The Flag variable is used to keep track of whether a particular combination of save index and store word index is allowed. The flag is 1 if the combination is not allowed because the store word following the save index would occur after the TMR to TSR transition. The variable P loops TMR B Best (n) is the new TMR to TSR transition point based on the error location for the nth save index. The variable n CSRP B Best (n) is the new number of save/restore points to create for the nth save index. The variable T add (n) is the amount of time required to return from the save index to the store word index at which the error occurred for the nth save index. The time to complete the TMR portion of the program for the nth save index is t CTMRBB TMR (n). The time to complete the TSR portion of the program for the nth save index is t CTMRBB TSR (n). The value NaN is assigned to t CTMRBB TMR (n) and t CTMRBB TSR (n) when Flag = 1 because the max and min functions ignore NaN values and return only numerical values. Finally, t CTMRBBE TMR (n), t CTMRBBE TSR (n) are the time AHR MIPS spends in TMR and TSR mode when a TMR Type B-Best Early error is encountered.
Similarly, t CTMRBBL TMR (n), t CTMRBBL TSR (n) are the time AHR MIPS spends in TMR and TSR mode when a TMR Type B-Best Late error is encountered. f or n = 1 to length(b 2 ) Flag = 0 i f SI CTMR = 1 P loops TMR B Best (n) = P loops else P loops TMR B Best (n) = · · · SI CTMR (n) + SL CTMR · N TMR + n transition − n TMR_init N TMR end n CSRP B Best (n) = P loops TMR B Best (n) · N TMR + n TMR_init n save i f SI CTMR (n) ≤ SW CTMR (b2(n)) − 1 T add (n) = ∑ elsei f 750 ≤ P loops TMR B Best (n) < n loops t CTMRBB TMR (n) = t nom BB + t err BB + t TMR→TSR t CTMRBB TSR = (n loops − P loops TMR B Best (n)) · t TSR loop + T TSR conc elsei f P loops TMR B Best (n) ≥ n loops t CTMRBB TMR (n) = t TMR init + n loops · T TMR loop + · · · T TMR SRP · (n SRP − 1) + t err BB t CTMRBB TSR = 0 end end end
Remembering that the min function used in Equation (A24) is defined and used in the same manner as in Equation (A6), the same problem with SD 2 possibly being a vector arises for SD 4 as well. This affects the indices used in Equations (A25) and (A26). If SW TMR is a scalar, Equation (A25) is rewritten in Equation (A28). If SI CTMR is a scalar, these equations are rewritten in Equations (A29)-(A31) where Equation (A31) is a continuation of Equation (A30). f or n = 1 to length(b 2 ) Flag = 0 i f SI CTMR = 1 P loops TMR B Best (n) = P loops else P loops TMR B Best (n) = · · · SI CTMR (n) + SL CTMR · N TMR + n transition − n TMR_init N TMR end n CSRP B Best (n) = P loops TMR B Best (n) · N TMR + n TMR_init n save
elsei f P loops TMR B Best ≥ n loops t CTRMBB TMR = t TMR init + n loops · T TMR loop + · · · T TMR SRP · (n SRP − 1) + t err BB t CTRMBB TSR = 0 end end T CTMR B Best Early = t CTRMBB TMR + t CTRMBB TSR t CTRMBBE TMR = t CTRMBB TMR t CTRMBBE TSR = t CTRMBB TSR T CTMR B Best Late = t CTRMBB TMR + t CTRMBB TSR t CTRMBBL TMR = t CTRMBB TMR t CTRMBBL TSR = t CTRMBB TSR (A31) AHR MIPS may also encounter TMR MIPS Type B-Worst errors early or late and these are referred to as TMR Type B-Worst Early and TMR Type B-Worst Late errors. As with the TMR Type A Early error, the TMR Type B-Worst Early error has a minimal impact on runtime. As with the TMR Type A Late error, the TMR Type B-Worst Late error is expected to significantly decrease runtime and increase energy usage. The TMR Type B-Worst Early error is shown in Figure A11 while the TMR Type B-Worst Late error is shown in Figure A12 . When AHR MIPS encounters a TSR Best-case error, it encounters it immediately after the creation of a save/restore point. This could be the save/restore point created by the transition from TMR to TSR, or any of the save/restore points created by TSR MIPS after AHR MIPS enters TSR mode. Regardless of where the which save/restore point the TSR Best-case error occurs after, the recovery time is always the same. This is because of the way the TSR MIPS Best-case error was defined to be injected immediately prior to the branch comparison instruction before the first store word instruction after creating a save/restore point. A few examples of AHR MIPS TSR Best-case errors are shown in Figures A13-A16 where the transition occurs before the first, second, or third TSR save/restore creation point or after the third TSR save/restore creation point respectively. The time needed to complete a AHR MIPS program experiencing a TSR Best-case error is given in Equation (A40) where T TSR Rec and T TSR ret were previously defined in Equation (A12).
T CTSR Best = T AHR MIPS + T TSR Rec + T TSR ret T CTSR Best = t AHR TMR + t AHR TSR + T TSR Rec + T TSR ret t CTSRB TMR = t AHR TMR t CTSRB TSR = t AHR TSR + T TSR Rec + T TSR ret T CTSR Best = t CTSRB TMR + t CTSRB TSR (A40) TSR Worst-case errors in AHR MIPS require special attention. While TSR Worst-case errors in TSR MIPS take place at the end of creating a save/restore point in the second save/restore point memory segment, that may not be possible in AHR MIPS depending on when the TMR to TSR transition takes place. If that transition occurs before the first TSR MIPS save/restore point is created, then the TSR worst-case error is still encountered at the end of creating a save/restore point in the second segment; in this case this would be the save/restore point created when the loop counter is at 250. This scenario is shown in Figure A17 . When the TMR to TSR transition occurs after what would have been the first TSR MIPS save/restore point creation and before the second TSR MIPS save/restore point creation, there are two possibilities for a worst-case error. These possibilities are shown in Figure A18 . Note that the first save/restore point created after the transition is always to the second save/restore point memory segment. This means that an error at the end of this save/restore point creation may not be the worst-case error. The worst-case error may be the one that occurs at the end of the next save/restore point creation which saves to the first save/restore point memory segment. The time to recover from the error and return to the point at which the error was encountered is calculated for both of these scenarios and the one that takes longer is the worst-case error.
If the TSR Worst-case error occurs after the second TSR MIPS save/restore point creation and before the third, then it is unclear what the worst-case error might be. According to the original definition of a TSR MIPS Worst-case error, it is an error that maximizes the number of instructions that TSR MIPS must re-execute. Therefore, the error may occur at the end of creating the third TSR MIPS save/restore point or at the last branch comparison at the end of the program. The amount of time to return to the point at which the error occurred is calculated for both scenarios, and the one that takes longer is the worst-case scenario. This is illustrated graphically in Figure A19 . Finally, if the TSR Worst-case error occurs after the last TSR MIPS save/restore point creation, the worst-case error occurs at the last branch comparison at the end of the program as shown in Figure A20 .
No errors are injected to Basic MIPS because it has no way of detecting or correcting the errors. Any errors injected into a register to be stored to memory would not impact the runtime or energy usage of Basic MIPS. The only manifestation would be that the resulting computations would be incorrect.
Equations (A41) and (A42) show how to compute the time to complete a AHR MIPS program experiencing a TSR Worst-case error where Equation (A42) is a continuation of Equation (A41). If the transition point occurs before the completion of the first 250 loops, the AHR MIPS TSR worst-case error is identical to the TSR MIPS worst-case error in that the added time to complete the program is the same as in Equation (A14).
If the transition point occurs between the completion of 250 loops and 500 loops, there are two possibilities for the worst-case error. The first is that the error occurs at the end of creating the save/restore point upon completion of 500 loops, in which case all loops after the TMR to TSR transition must be re-completed and the save/restore point must be completed without error as well (ctsrw 1 ). The second is that the error occurs at the end of creating the save/restore point upon completion of 750 loops, in which case all loops after previous save/restore point creation must be re-completed and the save/restore point at loop number 750 must be completed without error as well (ctsrw 2 ). If the transition point occurs between the completion of 500 loops and 750 loops, there are two possibilities for the worst-case error. The first is that the error occurs at the end of creating the save/restore point upon completion of 750 loops, in which case all loops after the TMR to TSR transition must be re-completed and the save/restore point must be completed without error as well (ctsrw 3 ). The second is that the error occurs at the last store word instruction in the program and the nearly 250 complete loops since the creation of the save/restore point at loop 750 must be re-completed (ctsrw 4 ). The only way to know which takes longer to complete is to calculate the values for both, compare the results, and select the larger of the two. If the transition point occurs after the completion of 750 loops, the worst-case error occurs at the last store word at the end of the program and all loops from the TMR to TSR transition to the end of the program must be re-completed.
Note that t CTSRW TMR and t CTSRW TSR are the time AHR MIPS spends in TMR and TSR mode respectively when encountering a TSR Worst-case error. i f P loops < 250 t CTSRW TMR = t AHR TMR t CTSRW TSR = t AHR TSR + T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + · · · 250 · T TSR loop + T TSR SRP1 Err elsei f 250 ≤ P loops < 500 ctsrw 1 = T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + (500 − P loops ) · T TSR loop + · · · T TSR SRP1 Err ctsrw 2 = T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + 250 · T TSR loop + T TSR SRP0 Err t CTSRW TMR = t AHR TMR i f ctsrw 1 > ctsrw 2 t CTSRW TSR = t AHR TSR + ctsrw 1 else t CTSRW TSR = t AHR TSR + ctsrw 2 end (A41) elsei f 500 ≤ P loops < 750 ctsrw 3 = T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + · · · (750 − P loops ) · T TSR loop + T TSR SRP1 Err ctsrw 4 = T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + 249 · T TSR loop + · · · ∑ SW TSR (length(SW TSR )−1) n TSR init +1 t I TSR n t CTSRW TMR = t AHR TMR i f ctsrw 3 > ctsrw 4 t CTSRW TSR = t AHR TSR + ctsrw 3 else t CTSRW TSR = t AHR TSR + ctsrw 4 end elsei f P loops ≥ 750 t CTSRW TMR = t AHR TMR t CTSRW TSR = t AHR TSR + T TSR Rec + ∑ N TSR n=N TSR −3 t I TSR n + · · · (n loops − P loops − 1) · T TSR loop + ∑ SW TSR (length(SW TSR )−1) n TSR init +1 t I TSR n end T CTSR Worst = t CTSRW TMR + t CTSRW TSR (A42)
Appendix C. Error Injection Energy Calculations
The energy computations are straightforward for TMR MIPS and TSR MIPS programs even when errors are injected. The time to complete these programs is multiplied by the dynamic power used by the appropriate architecture. The TMR Type A, Type B-Best, and Type B-Worst error energy calculations are shown in Equations (A43)-(A45) respectively. The TSR MIPS Best-case and Worst-case error energy calculations are shown in Equations (A46) and (A47) respectively. E TMR ErrA = P TMR MIPS · T TMR ErrA (A43) E TMR ErrB Best = P TMR MIPS · T TMR ErrB Best (A44) E TMR ErrB Worst = P TMR MIPS · T TMR ErrB Worst (A45) E TSR Best = P TSR MIPS · T TSR Best (A46) E TSR Worst = P TSR MIPS · T TSR Worst (A47)
While it was trivial to calculate the energy used by TMR MIPS and TSR MIPS programs experiencing errors, it is more complicated to calculate the energy used by programs running in AHR MIPS. It is more difficult because of the time divided between TMR and TSR modes of operation. Fortunately, the times to complete the TMR and TSR portions were recorded separately to make these calculations simpler.
Equations (A48) and (A49) show how to calculate the energy used by AHR MIPS when encountering TMR Type A Early and Late errors respectively. E CTMR A Early = P CTMR MIPS · t CTMRAE TMR + P CTSR_MIPS · t CTMRAE TSR (A48) E CTMR A Late = P CTMR MIPS · t CTMRAL TMR + P CTSR_MIPS · t CTMRAL TSR (A49) Equations (A50) and (A51) show how to calculate the energy used by AHR MIPS when encountering a TMR Type B-Best Early and Late error respectively. E CTMR B Best Early = P CTMR MIPS · t CTMRBBE TMR + · · · P CTSR_MIPS · t CTMRBBE TSR (A50) E CTMR B Best Late = P CTMR MIPS · t CTMRBBL TMR + · · · P CTSR_MIPS · t CTMRBBL TSR (A51) Equations (A52) and (A53) show how to calculate the energy used by AHR MIPS when encountering a TMR Type B-Worst Early and Late error respectively. E CTMR B Worst Early = P CTMR MIPS · t CTMRBWE TMR + · · · P CTSR_MIPS · t CTMRBWE TSR (A52) E CTMR B Worst Late = P CTMR MIPS · t CTMRBW L TMR + · · · P CTSR_MIPS · t CTMRBW L TSR (A53) Equations (A54) and (A55) show how to calculate the energy used by AHR MIPS when encountering a TSR Type Best-Case and Worst-Case error respectively. E CTSR Best = P CTMR MIPS · t CTSRB TMR + P CTSR_MIPS · t CTSRB TSR (A54) E CTSR Worst = P CTMR MIPS · t CTSRW TMR + P CTSR_MIPS · t CTSRW TSR (A55)
